This work presents the first unreleased S fabricated at the transistor level of a process, and realized without any packaging. These unreleased bulk acous driven capacitively using the thin gate CMOS process, and actively sensed wi Transistor (FET) incorporated into the FET sensing using the high , h transistors in CMOS amplifies the m before the presence of parasitics. This en resonators at orders of magnitude higher possible with passive devices. First ge MEMS Si resonators with Acoustic Bra demonstrated at 11.1 GHz with ~17 an of 5µm × 3µm using IBM's 32nm SOI te
INTRODUCTION

To integrate or not to integrate…
The question of direct integration CMOS is of constant debate across systems and applications. Efforts monolithic integration have been motiv improved size, weight and power ( parasitics from off-chip connection constraints on impedance matching[1 majority of electromechanical devices fabrication including a release step to f moving structures. This requires encapsulation methods and restricts integration to back end-of-line (BEOL Methods for monolithic integration o CMOS in the past have focused on MEMS-last processes. However the count, complexity and constraints sequence, thermal budget and materials i result in compromised performance, reduced yield. Such custom MEMS keep up with rapidly changing CMOS te Development of unreleased S resonators in CMOS as shown in this these obstacles and allows for seamles Front End of Line (FEOL) processin processing or special packaging (Fig. 1) .
FET sensing for high frequency resona
Due to restricted material selection level, electrostatic transduction is the o low-power resonators fabricated in C passive electrostatic resonators are subj dynamic range at higher frequencies, ow through parasitics which make it diffic and mm-wave signals. ]. However, the s require custom freely suspend the costly complex s MEMS-CMOS L) processing [2] . of MEMS and n MEMS-first or increased mask on the process in these processes higher cost and processes cannot echnology. Si-based MEMS work overcomes ss integration into ng with no post-. ators n at the transistor optimal choice for CMOS. However, bject to a reduced wing to high feedcult to detect RF have previously istor (RBT) which addresses this obstacle by emp of acoustic vibrations [3] . The allows for amplification of the parasitics, enabling frequencie inaccessible in electrostatic M dielectric drive, RBTs have acoustic resonance with f.Q pro FET sensing has also been de air-gap transducers up to piezoelectrically driven GaN-b to 5 MHz [6] .
Realization of the FET-se technology combines the ben sensing mechanism with high-CMOS technology, with maj effects due to direct integ circuitry.
HYBRID CMOS-MEMS
The CMOS-MEMS reson work consist of longitud electrostatically and sensed usi the resonant body, as shown in acoustic waves are actuate superimposing DC and RF vo drive capacitor formed using oxide, and gate polysilicon lay On the sense side, the FET is DC gate and drain voltages, body of the resonator is indepe source to minimize electrica resonance is detected in the Si modulation of the drain curre Si, this piezoresistive sensing transduction efficiency relative also decouples the output signa the effects of feed-through par in the GHz regime. 
Design considerations
Design of the CMOS-MEMS re several geometry and doping modi standard body-contacted analog nFET la the foundry. The size and shape of the the number of contacts are changed to c bar structures. Additional doping laye regions are added to these resonant str acoustic geometry and electric contac sense.
The acoustic cavity of the unrele defined by taking advantage of aco mismatch between Si and surrounding m trench isolation (STI) is used to define a regions at quarter-wavelength ( /4) desired frequency ( Fig. 3 ) [7] to genera reflectors (ABRs) in the direction resonance. The relative acoustic imp these materials is Z Z S /Z S O r eflection coefficient given by 1 asymptotically converges towards 1 in the number of ABRs. Considering th device footprint vs. acoustic reflectivi quality factor), these unreleased resona using 7 pairs of 1D ABRs which provid 99.4% based on 1D analysis. Design rule checking (DRC) re CMOS process limited the spacing of th the resonant cavity. To accommodate t Bragg reflector is spaced 3 /4 away fr as evident in Fig. 1 . This results in a re to the ABRs from the structure which r and quality factor in the resonator. I 
SMALL-SIGNAL MOD
A small-signal equivalent the hybrid CMOS-MEMS re traditional transistor pi-model circuit of the bulk-acoustic r traditional 2-port resonators w the drive and sense for this res To accommodate this, the RLC motional current in the mo of a 1-port passive device, an frequency of the system.
The current i in is proporti acoustic mode and may be re driving DC voltage and the a resonance frequency , the dri 
EXPERIMENTAL RESULTS
The hybrid CMOS-MEMS resonato standard two-port configuration in a C RF probe system. All measurements room temperature under N 2 purge to pre discharge (ESD).
In operation, the drive capacitor i 0.5 while the FET is biased at a dra 0.6 and gate voltage 0.4 . Des of the body-contacted NFET layout foundry, the altered FETs exhibit c behavior and show no DC dependence (Fig. 5) . Standard SOLT calibration is used test setup up to the probe tips. This is and short structures defined in the C embed the large probe pads and rout lowest metal layer of each device. RF m It is important to note that of the FEOL stack were unkno by the foundry. Several proces STI fill, silicide, stress liners, a contribute substantially to the and stress distribution in the ABRs. The resonator is desi longitudinal mode at 12 GHz and around the resonant cav properties of the resonator resu of the ABRs, which are also de not subject to all the same FE resonator body. This resonator resonance frequency, amplitu factor, and presence of spuriou Additionally, the metal resonant cavity as seen in power, no averaging, and a PNA-X N5245A. After deds and routing, the ctance is extracted from . f an 11.1 GHz resonator is ude of the resonance peak f the DC drive voltage , ure of the resonance. The gate voltage of 0.3 V T amplification factor able resonance peak with he DC power consumed at The device exhibits a of m × 5 µm. t certain acoustic properties own or could not be shared ssing parameters, including and metal contacts to Si [8] effective acoustic velocity resonator and surrounding igned to operate in a 1D z assuming Si and SiO 2 in vity. The altered acoustic ult in degraded performance esigned for 12 GHz but are ET processing steps as the r-ABR mismatch alters the ude of vibrations, quality s modes. stack directly above the . 1 has a strong impact on tor. The metal layers seen ot designed for but were fill of the CMOS process. between the dielectric fill ⁄ 2.45 ) results in thickness direction. This spurious modes near the fill can be excluded from , eliminating this effect in the metal layers above the se of an 11.1 GHz nFETconductance and phase tions of the drive voltage resonant structure can be designed to provide 3D ABRs for improved quality factor and reduction of spurious modes.
To characterize the effect of Bragg reflectors and material properties on device performance, ABR geometries were designed for +5% offset (ABR 1.05) and −5% offset (ABR 0.95) from the resonator frequency for a fixed resonator geometry. ABRs show a clear effect on both the amplitude of the resonance peak and suppression of the 1 st and 2 nd spurious modes with respect to the resonance peak, and (Fig. 7) as predicted by theory [7] .
Resonators using capacitive drive and sense in IBM's 32nm process were also measured to compare the performance of active FET sensing to that of passive electrostatic sensing. Measurements of passive Si bar resonators driven and sensed with p-doped capacitors showed no discernible resonance peaks due to large feedthrough signal at 12 GHz. This highlights the importance of FET sensing in 2-port MEMS resonators at multi-GHz frequencies.
CONCLUSION
The first hybrid RF CMOS-MEMS resonators are demonstrated at 11.1 GHz with a Q of 17 in Si at the transistor level of IBM's 32nm SOI CMOS process with no need for any post-processing or packaging. They present the first step toward monolithically integrated RF MEMS building blocks for frequency sources and signal processors for wireless communications, microprocessor clocking, navigation and sensing applications.
Material properties of the composite CMOS stack extracted from measurement of these devices can be used to optimize resonator design for resonance frequency, quality factor, and spurious mode suppression in future designs. Metal layers above the resonant cavity can be effectively used to create 3-D Acoustic Bragg Reflectors for excellent suppression of spurious modes and Q enhancement.
The FET-based sensing demonstrated in these resonators leverages the excellent transistor performance, high yield, and cutoff frequency optimized for cuttingedge CMOS technology. Seamless integration of MEMS resonators into a standard CMOS process eliminates the complexity of custom MEMS fabrication processes, leveraging the high yield and rapid turnover of CMOS foundries to design low cost, small scale, low power devices. The fabrication of resonators side-by-side with CMOS circuitry greatly reduces parasitics of off-chip access, constraints of limited IO, and power consumption associated with impedance matching networks. These benefits result in increased system speed and dynamic range, particularly at RF and mm-wave frequencies of operation.
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